Optimize ASIC test suites using code-coverage analysisMartin Abrahams, TransEDA Ltd, and Stuart Riches, Texas Instruments LtdPerforming code-coverage analysis of HDL code before synthesis saves time ...
PARTNER CONTENT Given the size and complexity of modern semiconductor designs, functional verification has become a dominant phase in the development cycle. Coverage lies at the very heart of this ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results