Designed a 16 bit pipe-lined multiplier using the concept of partial products. DRC check and LVS match were performed. It was designed using cadence spectre with almost equal fall and rise delays.

In a digital world, why bother with analog? Well, sometimes it can still be the right solution. Take, for instance, the analog multiplier (see figure). At its simplest, it’s a circuit that leverages ...